A Bist Architecture For Testing Luts In A Virtex-4 Fpga