Formal Analysis Of Electronic System Level Models Using Satisfiability Modulo Theories And Automata Checking