A Dynamically Configurable Discrete Event Simulation Framework for Many-Core System-on-Chips