Reconfigurable Architectures For Chip Multiprocessors