Modeling And Optimization To Connect Layout With Silicon For Nanoscale Ic