Experiments With Hardware-Based Transactional Memory In Parallel Simulation