6T-SRAM 1Mb design with test structures and post silicon validation