Accelerating FPGA Developments from C to Bitstreams by Partial Reconfiguration