Architectural Frameworks for Automated Design and Optimization of Hardware Accelerators